

Technology Unlimited

K-1012 SYSTEM BOARD

PROM-I/O-COMM.-PROGRAMMER FOR 6502 PROCESSORS

MAY 1979

1979 COPYRIGHT NOTICE

This, user's manual, and all program listings in this package are copyrighted. The user or customer may make BACKUP copies only to protect against loss. The copyright notices must be added to and remain intact on all such backup copies.

The programs may be used only on the computer systems owned directly by the customer himself and may not be reproduced and shipped with systems sold or rented by the customer.

Micro Technology Unlimited PO Box 4596 Manchester, NH 03108 The K-1012 PROM/IO is a carefully engineered, manufactured, and tested product that should operate perfectly when handled and installed according to the following instructions. Note that the board is shipped in a black conductive plastic bag. Since MOS integrated circuits are used, damage from static discharge is possible. It is helpful to reduce static by working in an area with concrete floors and a reasonable humidity level. If this is impossible, at least avoid wearing rubber soled shoes and move slowly in the work area. When unpacking or handling the board, touch the screw sticking up in the middle of the heatsink <u>first</u> and release it <u>last</u>. Note that the preceeding comments apply equally to the microcomputer board which of course contains MOS IC's also.

Connection to the microcomputer board should be as indicated in the accompanying chart. The easiest method of connection is with an MTU model K-1005 motherboard/cardfile. Alternatively the user may obtain two 2x22 pin printed circuit board edge connectors (.156" contact spacing) such as the one supplied with the processor and wire them together except for pins 3, 4, 16-20, and X. Wire length should not exceed 4 inches. Plug the processor expansion connector into one of the sockets, make any necessary connections to the application connector, and make any necessary power connections. The K-1012 may then be plugged into the other connector. Note that the K-1012 provides the DECODE ENABLE and VECTOR FETCH signals needed by the KIM-1 for expanded memory. They may be ignored with the SYM and AIM processors.

Note that as shipped the board requires an unregulated voltage between +7 and +12 volts to operate the logic and another unregulated voltage between +14 and +20 volts to operate the memory chips such as provided by the expansion outputs of an MTU K-1000 power supply. The on-board regulators may be bypassed by shorting the two <u>outside</u> pins of each regulator IC together if the user wishes to use a regulated power source. Use of the PROM programmer with a shorted 12 volt regulator is not recommended because the on-board voltage multiplier may not be able to supply the necessary programming power from the lower voltage. The various option jumpers on the board should not be reconfigured until the board is tested. The diagnostic program in the back of this manual assumes the standard jumper configuration which is already installed on assembled boards.

After connecting the processor, the K-1012, and the power supply, the system may be turned on. Pressing RESET on the processor should initiate normal operation. Assuming that one or more PROM's have been installed, look at some PROM addresses and verify that the contents are proper. No PROM's or blank PROM's should read FF. Look at addresses FE04-FE07 and FE08-FE08 which are the control and data registers of the PIA chips. The even addresses should read 00 and the least significant 6 bits of the odd addresses should also be zero. Look also at FE00 which should contain 00. This is the control register of the ACIA chip. The data register at FE01 may contain anything but it should be steady.

If all is well at this point the test program supplied with the K-1012 should be loaded through the keyboard and dumped to cassette tape. The entry point is 0200 and the program should return to the monitor shortly thereafter. If memory location 0000 contains 00, the diagnostic ran without error. Otherwise an error code has been stored and the program listing should be consulted to interpret the error. Then the troubleshooting guide elsewhere in this manual should be consulted for a possible solution.

The diagnostic checks the I/O registers on the two PIA chips and verifies that the ACIA transmits at the correct speed. Because of the nature of the board, a thorough diagnostic is not possible without considerable external fixturing. In our factory we install a set of test PROMS and a special loopback cable on the application connector. While the factory diagnostic is running, several critical signals are checked with an oscilloscope. The PROM programmer is also checked for proper voltage levels and the functionality of the failsafe circuit.

OPTION STRAPPING AND JUMPER PLACEMENT

This board undoubtedly has more option jumpers than all of our other boards put together. This was done to accomodate the KIM/SYM/AIM processors, maximize flexibility, and minimize logic. However the board is shipped with all jumpers in a "standard" configuration which should suit the majority of KIM-1 users. Standard jumper tables for the SYM and AIM are shown below. Those jumpers that are most likely to be changed have been implemented as 16 pin DIP sockets. The contacts used in these sockets have adequate spring to withstand repeated insertion and withdrawal of #22 solid wire jumpers. The user may also utilize component carriers wired with jumpers or a standard 8 position DIP switch may be plugged into the socket.

The following summarizes the function of the major jumper options along with their standard settings in parentheses:

- 1. The address range of the MAIN group of 8 PROM's. (2000-3FFF)
- The address range of the AUXILIARY group of 4 PROM's and the exact mix of the 4 PROM's within the auxiliary block. (4000-5FFF, PROM's occupy 4000-4FFF) Fewer than 4 PROM's may be activated if desired, a deactivated PROM will not use up address space.
- 3. The address of the I/O page (FE00)
- 4. The base address of the I/O ports within the I/O page (00)
- 5. The baud rate for the serial port (300 baud)
- 6. Exchange of two of the modem control signals with two of the PIA handshake signals. (PIA handshake selection is standard)
- 7. Allow or disallow interrupts from the PIA chips (disallow is standard) (The ACIA has its interrupt request permantly wired in)
- Selection between 2708 and TMS2716 PROM chips (need not be the same in main and auxiliary arrays) (2708 is standard, PC lines must be cut and jumpers soldered to the board to select TMS2716)
- Selection between 2708 and TMS2716 for the PROM programmer (2708 is standard, PC lines must be cut and jumpers soldered to the board to select TMS2716)

MAIN PROM ADDRESS STRAPPING (Using 2708 type PROM's)

ADDRESS RANGE

Jumper these pins together

0000 - 1FFF U12-7 & U12-10 U12-5 & U12-12 U12-3 & U12-14 2000 - 3FFF U12-7 & U12-10 U12-5 & U12-12 U12-4 & U12-13 4000 - 5FFF U12-7 & U12-10 U12-6 & U12-11 U12-3 & U12-14 6000 - 7FFF U12-7 & U12-10 U12-6 & U12-11 U12-3 & U12-14 8000 - 9FFF U12-8 & U12-9 U12-5 & U12-12 U12-3 & U12-13 8000 - 9FFF U12-8 & U12-9 U12-5 & U12-12 U12-3 & U12-13 8000 - 9FFF U12-8 & U12-9 U12-5 & U12-12 U12-3 & U12-14 A000 - BFFF U12-8 & U12-9 U12-5 & U12-12 U12-4 & U12-13 C000 - DFFF U12-8 & U12-9 U12-6 & U12-11 U12-3 & U12-14 E000 - FFFF U12-8 & U12-9 U12-6 & U12-11 U12-4 & U12-13 NONE U12-8 & U12-9 U12-7 & U12-11 U12-4 & U12-13
--

AUXILIARY PROM ADDRESS STRAPPING (Using 2708 type PROM's)

```
ADDRESS RANGE
```

Jumper these pins together

$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	U15-5 & U15-12 U15-3 & U15-14 U15-5 & U15-12 U15-4 & U15-13 U15-6 & U15-11 U15-3 & U15-14 U15-6 & U15-11 U15-3 & U15-14 U15-5 & U15-12 U15-3 & U15-13 U15-5 & U15+12 U15-3 & U15-13 U15-5 & U15+12 U15-3 & U15-14 U15-6 & U15-11 U15-3 & U15-14 U15-6 & U15-11 U15-3 & U15-13 U15-6 & U15-11 U15-3 & U15-13 U15-6 & U15-11 U15-4 & U15-13
--	---

* = STANDARD JUMPERING SUPPLIED WITH THE BOARD

I/O PAGE ADDRESS STRAPPING

PAGE	NUMBER
I HUL	NOLIDEIL

Jumper these pins together

OE 1E	U11-4 & U11-4 &		• · - · · ·	& U12-15 & U12-15	U15-2 & U15-2 &	U15-15 U15-15	U11-6 8	k U11-12 k U11-11
2E	U11-4 &	U11-13	U12-2	& U12-15	U15-1 &	U15-16	-	u11-12
3E	U11-4 &	U11-13	U12-2	& U12-15	U15-1 &	U15-16	U11-6 8	& U11-11
4E	U11-4 &	U11-13	U12-1	& U12-16	U15-2 &	U15-15	• · · • ·	& U11-12
5E	U11-4 &	U11-13	U12-1	& U12-16	U15-2 &	U15 - 15	U11-6 8	k U11-11
6E	U11-4 &	U11-13	U12-1	& U12-16	U15-1 &	U15-16		& U11-12
7E	U11-4 &	U11-13	U12-1	& U12-16	U15-1 &	: U15 - 16	• • • •	& U11-11
8E	U11-3 &	U11-14	U12-2	& U12-15	U15-2 &	. U15 - 15		& U11-12
9E	U11-3 &	U11-14	U12-2	& U12-15		U15-15		& U11-11
AE	U11-3 &	U11-14	U12-2	& U12-15		: U15-16		& U11-12
BE	U11-3 &	U11-14	U12-2	& U12-15		: U15 - 16	+ · ·	& U11-11
CE	U11-3 &	U11-14	U12-1	& U12-16	• • • • •	· U15-15		& U11-12
DE	U11-3 &	U11-14		& U12-16		: U15-15		& U11-11
EE	U11-3 &	U11-14	U12-1	& U12 - 16		: U15-16		& U11-12
FE	U11-3 &	U11-14	U12-1	& U12-16	U15-1 &	: U15 - 16	U11-6 8	& U11_11 *

I/O BASE ADDRESS STRAPPING

BASE ADDRESS

Jumper these pins together

PIA 1 Enable IRQ A U36-5 & U36-12 Enable IRQ B U36-7 & U36-10 CB1 to A-21 U36-4 & U36-13 * CB2 to A-22 U36-2 & U36-15 *

PIA 2 Enable IRQ A U36-6 & U36-11 U36-8 & U36-9

ACIA Carrier Detect from A-21 U36-3 & U36-14 Clear To Send from A-22 U36-1 & U36-16

BAUD RATE (Be sure to select divide by 16 mode in ACIA)

75	U41-1	&	U41-16	U41-3	&	U41-14	
110	U41-3	å	U41-14				
150	U41-1	&	U41-16	U41-4	&	U41-13	
300	U41-1	&	U41-16	U41-8	&	U41-9	¥
600	U41-1	&	U41-16	U41-7	&	U41-10	
1200	U41-1	&	U41-16	U41-6	&	U41-11	
2400	U41-1	&	U41-16	U41-5	&	U41-12	
4800	U41-1	&	U41-16	U41-2	&	U41-15	

* = Standard jumper supplied with assembled board.

How to Use The Auxiliary PROM Block

The auxiliary PROM block was included to hold utility software such as I/O routines after the main PROM block is filled with BASIC or an assembler. It essentially works like the main PROM block except that only 4 PROM sockets are on the board. These 4 PROM's may be placed anywhere in the 8K block of addresses defined by the auxiliary PROM address jumpers listed on a previous page. In the table below, inserting a jumper will activate an auxiliary PROM socket and enable the bus drivers on the board to drive the bus when the socket is selected. If no jumpers are inserted, none of the auxiliary PROM sockets will be activated and the bus drivers will not be activated for any of the addresses in the auxiliary block. The standard jumper configuration assigns the 4 PROMS to the lower half of the 8Kblock defined by the auxiliary PROM address jumpers.

Address Range

(Offset from AUX address) Standard jumpers shown

0000	- 03FF	U4-16U4-1 AUX 0 1	U32
0400	- 07FF	U4-15- U4-2	
0800	- OBFF	U4-14 U4-3 AUX 1 U	U33
0000	- OFFF	U4-13, U4-4	
1000	- 13FF	U4-12 U4-5 AUX 2 1	U30
1400	- 17FF	U4-11 U4-6	
1800	- 1BFF	U4-10 V4-7 AUX 3 U	U31
1000	- 1FFF	U4-9 U4-8	

Conversion from 2708 PROMS to TMS-2716 (Multi-voltage type)

For the convenience of our customers and to insure a longer life for the product, the K-1012 offers the capability to use 16K EPROM's which hold 2K bytes each. Because of the wide availability and low cost of 2708 EPROM's however most users would want to use them. Thus the jumpers required for 2708 operation have been wired-in. Conversion to TMS2716 may be accomplished by cutting the 2708 traces and soldering in jumper wires as listed below. The main and auxiliary arrays may be independently converted but mixing of PROM's within the same array is not recommended. Note that when an array is converted that a 16K block of addresses is used and each PROM is worth 2K bytes.

To Convert the Main PROM Array to TMS2716

- Remove jumper between U11-2 & U11-15
 Solder in J6

3. Cut the following traces on the PCB:	J8, J9, J12, J13, J16, J17, J20, J21,
-	J32, J33, J36, J37, J40, J41, J44, J45
4. Solder in the following jumpers:	J10, J11, J14, J15, J18, J19, J22, J23
	J34, J35, J38, J39, J42, J43, J46, J47

To Convert the Auxiliary PROM Array to TMS2716

- 1. Remove jumper between U11-1 & U11-16
- 2. Solder in J7
- 3. If more than 4 TMS2716 are to be used, remove jumper from U12-13 or U12-14 and install a jumper from U12-14 to U12-11 or U12-12 whichever is open.
- 3. Cut the following traces on the PCB: J24, J25, J28, J29, J48, J49, J52, J53
- J26, J27, J30, J31, J50, J51, J54, J55 4. Solder in the following jumpers:

To Convert the PROM Programmer to TMS2716 (Be sure to read PROM programmer theory of operation after making this change)

- 1. Cut the following traces on the PCB: J1, J6
- 2. Solder in the following jumpers: J2, J3, J5

SPECIFICATIONS

Parallel I/0 - Four may for Serial I/0 Asyr bits rate with Seri	using industry standard 2708, 24K using TMS2716 (multivoltage) 8-bit ports and 8 handshaking lines, each bit of each port be programmed as an input or an output. Interrupt available each group of 8 bits. 6520 PIA chips are used. achronous, 5-8 data bits; even, odd, or no parity; 1 or 2 stop s. RTS, CTS, and CD modem control signals are provided. Baud es of 75, 110, 150, 300, 600, 1200, 2400, 4800 are provided an accuracy of .2% or better with a 1mHz system clock. al data and modem signals are true RS-232 levels. A 6850 ACIA o is used.
PROM Programmer Can	program standard 2708 EPROMS or with a jumper change, TMS2716
Access Time 5501	IS maximum as required by KIM-1 when using 450NS PROM's

Power Requirement - +7.5 volts unregulated .35 amp, +16 volts unregulated .25 amp. +26 and -5 voltages required by the PROM's are generated on-board.

Addressing - - 8K of PROM must be contiguous on an 8K boundary, remaining 4K may be scattered in a second 8K block. I/O requires 16 contiguous addresses which can be placed anywhere in the next-to-last page of any 4K block of addresses. IC sockets provided for all address jumpers.

Buffering - - Buffering for both address and data busses is provided. Maximum bus load is 1 LS TTL gate input and one LS TTL tri-state output. Physical Size - 7.5" X 11" exclusive of edge fingers. Two sets of 44 edge fingers

compatible with the KIM-1, SYM-1, or AIM-65 processors.

PIN CONNECTIONS

EXPANSION CONNECTOR

APPLICATION CONNECTOR

- 4			PIIG	0	Δ_1	GROUN	D	A-A	SERIAL	L DATA	IN
	N.C.	E-A ADDA I		-							
E-2	N.C.	E-D ADDR I			A_3	PTA 2	CA1	A-C	PIA 1	CA1	
E-3	N.C.	E-C ADDR I							PIA 1		
	INT. REQ.	E-D ADDR E	600	2			-		PIA 2		
E-5	N.C.	E-E ADDR E	802						PIA 2		
E-6	N.C.	E-F ADDR E	BUS	5					PIA 2		
	RESET										
E-8	DATA BUS 7	E-J ADDR H	BUS	7					PIA 2		
E-9	DATA BUS 6	E-K ADDR H	BUS	8	A-9	PIA 1			PIA 2		
E-10	DATA BUS 5	E-L ADDR H	BUS	9	A-10	PIA 1	PA5	A-L	PIA 2	PAS	
E-11	DATA BUS 4	E-M ADDR H	BUS	10	A-11	PIA 1	PA6	A-M	PIA 2	PAO	
E-12	DATA BUS 3	E-N ADDR H	BUS	11	A-12	PIA 1	PA7	A-N	PIA 2	PA7	
F 12	DATA BUS 2	E-P ADDR I	BUS	12	A-13	PIA 1	PB0	A-P	PIA 2	PBO	
7 41	DAMA DITC 1	F D ADDR I	RIIS	12	A - 14	PTA 1	PB1	A-R	PIA 2	PDI	
E-15	DATA BUS O	E-S ADDR 1	BUS	14	A-15	PIA 1	PB2	A-S	PIA 2	PB2	
E-16	DATA BUS 0 N.C.	E-T ADDR 1	BUS	15	A-16	PIA 1	PB3	A-T	PIA 2	PB3	
E-17	N.C.	E-U N.C.			A-17	PIA 1	PB4	A-U	PIA 2	PB4	
E-18	+7 5 VOLTS IN	E-V READ/I	WRTT	Έ	A-18	PIA 1	PB5		PIA 2		
E 10	VECTOR FETCH	E-W N C		_	A-19	PIA 1	PB6	A-W	PIA 2	PB6	
E-19 E 20	DECODE ENABLE	$F_{X} + 16 V($		TN	A-20	PTA 1	PB7	A-X	PIA 2	PB7	
E-20	N.C.	E-V PHASE	210	· ±.,	A-21	(note	1)	A-Y	PIA 2	CB1	
	GROUND		-		A-22	(note	2)	A-Z	PIA 2	CB2	
£1 ₩ 22	GROOND	D-2 N.U.				,					

Note 1: A jumper selects between EIA CD and PIA 1 CB2 (PIA 1 CB2 is standard) Note 2: A jumper selects between EIA CTS and PIA 1 CB1 (PIA 1 CB1 is standard)

PROM PROGRAMMER OPERATION

The easiest way to use the PROM programmer on the K-1012 is to use the PROM programmer program listed in the back of this manual. The K-1012 is shipped with an ordinary but high quality 24 pin programming socket. If the board is to be used for extensive programming (over 100 PROM's), a zero-insertion-force socket (Textool or equivalent) wired to a short cable with 24 pin DIP plug and inserted into the programming socket is recommended.

- Be sure the PROM is thoroughly erased. Germacidal or ozone lamps generally require 30 minutes (longer if the lamp is old) with the PROM placed 1 inch from the arc. New PROM's should be erased since their history is unknown.
- 2. Disconnect any peripheral devices connected to PIA 2 port A or bits 0-3 of port B that may be disturbed by random signals or which significantly load these lines.
- 3. Load the data to be programmed into RAM somewhere other than pages 0-3. Remember that all 1024 locations of the 2708 must be programmed at once; partial programming is not possible or safe for the PROM. Also note that the data need not reside at the same addresses that it will when the programmed PROM's are installed on the K-1012.
- 4. Load the PROM programmer program into RAM from the listing or optional cassette. If the 16 I/O addresses assigned to the K-1012 are not FEOO - FEOF, see the program listing for the necessary changes. The changes necessary for programming 2704's and TMS2716's are also shown in the listing.
- 5. With the program enable switch in the <u>OFF</u> position, insert the blank PROM into the programming socket. It is safe to do this with the power on. If the environment is dry, discharge your body to ground before plugging the PROM in.
- 6. Verify that the PROM is blank by executing NEWPRM (0200). Location 0000 will read FF if the PROM is indeed blank otherwise it will contain the contents of the non-blank cell and locations 0002 (L) and 0003 (H) will contain the PROM address of the non-blank location.
- 7. Set locations 0004 (L) and 0005 (H) to the RAM address containing the data to program.
- 8. Turn the program enable switch <u>ON</u>. <u>DO NOT PRESS RESET WHILE THE SWITCH IS ON OR</u> FALSE DATA MAY BE PROGRAMMED INTO THE PROM!
- 9. Execute PGMVFY (0203) to actually program the PROM. The program pulse LED should light during programming. Programming will require about 4 minutes after which the monitor should be re-entered. The PROM contents are compared against RAM after programming is complete. If this verify is successful, locations 0000 0003 will be 00. If not, location 0000 will contain the data actually in the PROM, location 0001 will contain the data that should have been in the PROM, and locations 0002 (low) and 0003 (high) will contain the RAM address of the data that did not program correctly.
- 10. Turn the program enable switch OFF. If the PROM verified, set aside for use later. If it did not verify write a question mark on it and restock unless it already has a question mark in which case it should be discarded or returned to the seller.

An unknown PROM may be compared against RAM contents by following steps 2-5 and 7 and then entering VERIFY (0206). This is the same routine that is executed after a programming cycle and it signals errors in the same manner.

A PROM may be copied by first reading it into RAM with READ (0209). Set up the RAM address in 0004 and 0005 and go to READ (0209). The original PROM may now be removed and a blank one installed. Follow the programming proceedure outlined above to program the copy PROM. There is no danger of damaging the original PROM as long as the program enable switch is off.

I/O PROGRAMMING TECHNIQUES

Both the parallel and the serial ports on the K-1012 use standard MOS interface chips. Full details about their operation and programming techniques is given in the manufacturer's specification sheets which are reproduced elsewhere in this manual. However several tips about their operation can be given here to get the user "up and running" quickly with a minimum of study.

Parallel Ports

The two 6520 PIA chips provide 4 independent 8 bit ports plus 8 control lines. Each line of each port may be independently programmed for input or output although most applications would not mix functions on the same 8 bit port. Ports to be used as outputs must first be set up as outputs by writing all 1's into a special direction register. The 6520 does not address the direction register like the 6530 chips used on the KIM-1 or the 6522 chips used on the SYM-1 or AIM-65. Instead the direction registers share the same address as the data register. Selection between direction and data register addressing is controlled by bit 2 in the control register associated with each port. If bit 2 is a zero, the direction register is selected and if it is a one, the data register is selected. Thus initialization of a port for output would be accomplished by writing \$00 to the control register, writing \$FF to the direction/data register, and then writing \$04 to the control register. The port is now set up as an output and all of the extra functions of the 6520 are disabled. For inputs, it is only necessary to write \$04to the control register; power up reset has already set the data direction register to zero. Like most MOS interface chips the contents of the data register may be read back thus allowing shifts and increment/decrement directly in the I/Oregister. However if the port A outputs are heavily loaded (such as by directly tying to transistor bases), the port cannot be read back accurately. Port B is buffered to prevent this problem.

The 6520 has many other functions available which allow very flexible control of the two control lines and interrupt request for each port. Consult the data sheet for detailed programming information.

FUNCTION	ADDRESS	FUNCTION ADDRES
PIA 1 port A data/direct PIA 1 port A control PIA 1 port B data/direct PIA 1 port B control	FE05	PIA 2 port A data/direction FE08 PIA 2 port A control FE09 PIA 2 port B data/direction FE0A PIA 2 port B control FE0B (NOTE: PIA 2 drives the programmer)
		(NULL: FIA Z ULIVES UNE PROGRAMMEN)

Serial Port

Full operation of the serial port is much simpler than the parallel ports. Only two addresses and 4 registers are involved. Address FE01 when written to is the transmit data register and when read is the receive data register. Address FE00 when written to is the control register and when read is the status register.

The first step in using the serial port is to set up the various transmission parameters. The standard setting is \$11 which gives 8 data bits, 2 stop bits, no parity, 16X clock, and interrupts disabled. Before writing this into the control register, a \$03 byte must be written to reset the chip. After configuration, bit 0 in the status register goes to a 1 when a data byte is received and goes back to zero when the receive data register is read. To transmit a byte it must be stored in the transmit data register. Bit 1 in the status register will then be set when the byte has been transmitted and another can be stored. The act of storing into the transmit data register will reset this bit.

The 6850 is also capable of numerous combinations of data bit count, parity generation/checking, 1X and 64X clock dividers, and independent receive and transmit interrupts. To use these functions effectively, consult the data sheet.

APPLICATION INFORMATION

INITIALIZATION

A low reset line has the effect of zeroing all PIA registers. This will set PA0-PA7, PB0-PB7, CA2 and CB2 as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset.

REGISTER ADDRESSING

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers, Selection of these locations is controlled by the RS0 and RS1 inputs together with bit 2 in the Control Register, as shown in Table 1.

TABLE 1 - INTERNAL ADDRESSING

		Control Register Bit		
RSI	RS0	CRA-2	CRB-2	Location Selected
0	0	1	x	Peripheral Register A
0	0	0	х	Data Direction Register A
0	1	x	х	Control Register A
1	0	x	1	Peripheral Register B
1	0	x	0	Data Direction Register B
1	1	x	x	Control Register B

X = Don't Care

DATA DIRECTION REGISTERS (DDRA and DDRB)

The two Data Direction Registers allow the MPU to control the direction of data through each corresponding peripheral data line. All Data Direction Register bits set at "0" configure the corresponding peripheral data line as an input; all "1s" result in an output. The two Control Registers (CRA and CRB) allow the MPU to control the operation of the four peripheral control lines CA1, CA2, CB1 and CB2. In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt flags. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by external interrupts occurring on control lines CA1, CA2, CB1 or CB2. The format of the control words is shown in Table 2.

CONTROL REGISTERS (CRA and CRB)

TABLE 2 - CONTROL WORD FORMAT

1	7	6	5	4	3	2	1	0
CRA	IRQAI	IRQA2	CA2	Con	trol	DDRA Access	CA1	Control
	7	6	5	4	3	2	1	0
CRB	IRQBI	IRQB2	CB2	Con	trol	DDRB Access	CBI	Control

Data Direction Access Control Bit (CRA-2 and CRB-2) – Bit 2 in each Control register (CRA and CRB) allows selection of either a Peripheral Interface Register or the Data Direction Register when the proper register select signals are applied to RS0 and RS1.

Control of CA1 and CB1 Interrupt Input Lines (CRA-0, CRB-0, CRA-1, and CRB-1) – The two lowest order bits of the control registers are used to control the interrupt input lines CA1 and CB1. Bits CRA-0 and CRB-0 are used to enable the MPU interrupt signals IRQA and IRQB, respectively. Bits CRA-1 and CRB-1 determine the active transition of the interrupt signals CA1 and CB1 (Table 3).

S6820 PERIPHERAL INTERFACE ADAPTER (PIA)

CRA-1 (CRB-1)	CRA-0 (CRB-0)	Interrupt Input CA1 (CBI)	Interrupt Flag CRA-7 (CRB-7)	MPU Interrupt Request IRQA (IRQB)
0	0	↓ Active	Set high on ↓ of CA1 (CB1)	Disabled – \overline{IRQ} remains high
0	1	↓ Active	Set high on ↓ of CA1 (CB1)	Goes low when the interrupt flag bit CRA-7 (CRB-7) goes high
1	0	† Active	Set high on ↑ of CA1 (CB1)	Disabled – IRQ remains high
l	1	† Active	Set high on † of CA1 (CB1)	Goes low when the interrupt flag bit CRA-7 (CRB-7) goes high

TABLE 3 - CONTROL OF INTERRUPT INPUTS CA1 AND CB1

NOTES: 1. † indicates positive transition (low to high)

 4 indicates negative transition (high to low)
 3. The Interrupt flag bit CRA-7 is cleared by an MPU Read of the A Data Register, and CRB-7 is cleared by an MPU Read of the B Data Register. 4. If CRA-0 (CRB-0) is low when an interrupt occurs (Interrupt disabled) and is later brought high, IRQA (IRQB) occurs on the positive

transition of CRA-0 (CRB-0).

Control of CA2 and CB2 Peripheral Control Lines (CRA-3, CRA-4, CRA-5, CRB-3, CRB-4, and CRB-5) - Bits 3, 4, and 5 of the two control registers are used to control the CA2 and CB2 Peripheral Control lines. These bits determine if the control lines will be an interrupt input or an output control signal. If bit CRA-5 (CRB-5) is low, CA2 (CB2) is an

interrupt input line similar to CA1 (CB1) (Table 4). When CRA-5 (CRB-5) is high, CA2 (CB2) becomes an output signal that may be used to control peripheral data transfers. When in the output mode, CA2 and CB2 have slightly different characteristics (Tables 5 and 6).

TABLE 4 - CONTROL OF CA2 AND CB2 AS INTERRUPT INPUTS CRA5 (CRB5) is low

CRA-5 (CRB-5)	CRA-4 (CRB-4)	CRA-3 (CRB-3)	Interrupt Input CA2 (CB2)	Interrupt Flag CRA-6 (CRB-6)	MPU Interrupt Request IRQA (IRQB)
U	0	U	i Active	Set high on 4 of CA2 (CB2)	Disabled TRQ remains high
0	0	1	+ Active	Set high on 4 of CA2 (CB2)	Goes low when the interrupt flag bit CRA-6 (CRB-6) goes high
0	1	υ.	1 Active	Set high on 1 of CA2 (CB2)	Disabled TRQ remains high
0	1	1	! Active	Set high on 1 of CA2 (CB2)	Goes low when the interrupt flag bit CRA-6 (CRB-6) goes high

NOTES: 1. 1 indicates positive transition (low to high)

indicates negative transition (high to low)

a indicates negative transition (night to low)
 The Interrupt flag bit CRA-6 is cleared by an MPU Read of the A Data Register and CRB-6 is cleared by an MPU Read of the B Data

Register Register 4. If CRA-3 (CRB-3) is low when an interrupt occurs (Interrupt disabled) and is later brought high. IRQA (IRQB) occurs on the positive transition of CRA-3 (CRB-3).

			CA2				
CRA-5	CRA-4	CRA-3	Cleared	Set			
I	0	0	Low on negative transition of E after an MPU Read "A" Data operation.	High on an active transition of the CA1 signal			
1	0	1	Low immediately after an MPU Read "A" Data operation.	High on the negative edge of the next "E" pulse.			
1	I	0	Low when CRA-3 goes low as a result of an MPU Write in Control Register "A".	Always low as long as CRA-3 is low.			
1	1	1	Always high as long as CRA-3 is high	High when CRA-3 goes high as a result of a Write in Control Register "A".			

TABLE 5 – CONTROL OF CA2 AS AN OUTPUT CRA-5 is high

TABLE 6 - CONTROL OF CB2 AS AN OUTPUT CRB-5 is high

Γ				CB2					
	CRB-5	CRB-4	CRB-3	Cleared	Set				
	1	0	0	Low on the positive transition of the first E pulse following an MPU Write "B" Data Register operation.	High when the interrupt flag bit CRB-7 is set by an active transition of the CB1 signal				
	1	0	1 .	Low on the positive transition of the first E pulse following an MPU Write "B" Data Register operation.	High on the positive transition of the next "E" pulse.				
	1	1	0.	Low when CRB-3 goes low as a result of an MPU Write in Control Register "B".	Always low as long as CRB-3 is low. Will go high on an MPU Write in Control Register "B" that changes CRB-3 to "one".				
	- 1	1	1	Always high as long as CRB-3 is high. Will be cleared when an MPU Write Con- trol Register "B" results in clearing CRB-3 to "zero".	High when CRB-3 goes high as a result of an MPU write into control register "B".				

Interrupt Flags (CRA-6, CRA-7, CRB-6, and CRB-7) – The four interrupt flag bits are set by active transitions of signals on the four Interrupt and Peripheral Status lines when those lines are programmed to be interrupt inputs. These

.

bits cannot be set directly from the MPU Data Bus and are reset indirectly by a Read Peripheral Data Operation on the appropriate section.

\$6850 ASYNCHRONOUS COMMUNICATION INTERFACE ADAPTER (ACIA)

.

APPLICATION INFORMATION

INTERNAL REGISTERS-The ACIA has four internal registers utilized for status, control, receiving data, and transmitting data. The register addressing by the R/W and RS lines and the bit definitions for each register are shown in Figure 4.

FIGURE 4 – DEFINITION OF ACIA REGISTERS

	BUFFER ADDRESS					
	RS ● R/W	RS●R/W	$\overline{\mathbf{RS}} \bullet \overline{\mathbf{R}} / \overline{\mathbf{W}}$	RS ● R/W		
Data Bus Line Number	Transmit Data Register	Receiver Date Register	Control Register	Status Register		
	(Write Only)	(Read Only)	(Write Only)	(Read Only)		
0	Data Bit 0*	Data Bit 0*	Clk. Divide Sel. (CR0)	Rx Data Reg. Full (RDRF)		
1	Data Bit 1	Data Bit 1	Clk. Divide Sel. (CR1)	Tx Data Reg. Empty (TDRE)		
2	Data Bit 2	Data Bit 2	Word Sel. 1 (CR2)	Data Carrier Det. loss (DCD)		
3	Data Bit 3	Data Bit 3	Word Sel. 2 (CR3)	Clear-to-Send (CTS)		
4	Data Bit 4	Data Bit 4	Word Sel. 3 (CR4)	Framing Error (FE)		
5	Data Bit 5	Data Bit 5	Tx Control 1 (CR5)	Overrun (OVRN)		
6	Data Bit 6	Data Bit 6	Tx Control 2 (CR6)	Parity Error (PE)		
7	Data Bit 7***	Data Bit 7**	Rx Interrupt Enable (CR7)	Interrupt Request (IRQ)		

Notes:

Leading bit = LSB = Bit 0 ٠

Unused data bits in received character will be "0's."
 Unused data bits for transmission are "don't care's."

S6850 ASYNCHRONOUS COMMUNICATION INTERFACE ADAPTER (ACIA)

ACIA STATUS REGISTER-Information on the status of the ACIA is available to the MPU by reading the ACIA Status Register. This Read Only register is selected when RS is low and R/W is high. Information stored in this register indicates the status of: transmitting data register, the receiving data register and error status and the modem status inputs of the ACIA.

Receiver Data Register Full (RDRF) [Bit 0] – Receiver Data Register Full indicates that received data has been transferred to the Receiver Data Register. RDRF is cleared after an MPU read of the Receiver Data Register or by a Master Reset. The cleared or empty state indicates that the contents of the Receiver Data Register are not current. Data Carrier Detect being high also causes RDRF to indicate empty.

Transmit Data Register Empty (TDRE) [Bit 1] - The Transmit Data Register Empty bit being set high indicates that the Transmit Data Register contents have been transferred and that new data may be entered. The low state indicates that the register is full and that transmission of a new character has not begun since the last write data command.

Data Carrier Detect (\overline{DCD}) [Bit 2] – The Data Carrier Detect bit will be high when the \overline{DCD} input from a modem has gone high to indicate that a carrier is not present. This bit going high causes an Interrupt Request to be generated if the Receiver Interrupt Enable (RIE) is set. It remains high until the interrupt is cleared by reading the Status Register and the data register or a Master Reset occurs. If the \overline{DCD} input remains high after Read Status and Read Data or Master Reset have occurred, the \overline{DCD} Status bit remains high and will follow the \overline{DCD} input.

Clear-to-Send (\overline{CTS}) [Bit 3] – The Clear-to-Send bit indicates the state of the Clear-to-Send input from a modern. A low \overline{CTS} indicates that there is a Clear-to-Send from the modern. In the high state, the Transmit Data Register Empty bit is inhibited and the Clear-to-Send status bit will be high. Master Reset does not affect the Clear-to-Send status bit.

Framing Error (FE) [Bit 4] – Framing error indicates that the received character is improperly framed by the start and stop bit and is detected by the absence of the 1st stop bit. This error indicates a synchronization error, faulty transmission, or a break condition. The framing error flag is set or reset during the receiver data transfer time. Therefore, this error indicator is present throughout the time that the associated character is available.

Receiver Overrun (OVRN) [Bit 5] – Overrun is an error flag that indicates that one or more characters in the data stream were lost. That is, a character or a number of characters were received but not read from the Receiver Data Register (RDR) prior to subsequent characters being received. The overrun condition begins at the midpoint of the last bit of the second character received in succession without a read of the RDR having occurred. The Overrun does not occur in the Status Register until the valid character prior to Overrun has been read. The RDRF bit remains set until Overrun is reset. Character synchronization is maintained during the Overrun condition. The overrun indication is reset after the reading of data from the Receive Data Register. Overrun is also reset by the Master Reset.

Parity Error (PE) [Bit 6] – The parity error flag indicates that the number of highs (ones) in the character does not agree with the preselected odd or even parity. Odd parity is defined to be when the total number of ones is odd. The parity error indication will be present as long as the data character is in the RDR. If no parity is selected, then both the transmitter parity generator output and the receiver parity check results are inhibited.

Interrupt Request (\overline{IRQ}) [Bit 7] – The IRQ bit indicates the state of the \overline{IRQ} output. Any interrupt that is set and enabled will be indicated in the status register. Any time the \overline{IRQ} output is low the IRQ bit will be high to indicate the interrupt or service request status.

CONTROL REGISTER-The ACIA control Register consists of eight bits of write only buffer that are selected when RS and R/W are low. This register controls the function of the receiver, transmitter, interrupt enables, and the Request-to-Send modem control output.

Counter Divide Select Bits (CR0 and CR1)—The Counter Divide Select Bits (CR0 and CR1) determine the divide ratios utilized in both the transmitter and receiver sections of the ACIA. Additionally, these bits are used to provide a Master Reset for the ACIA which clears the Status Register and initializes both the receiver and transmitter. Note that after a power-on or a power-fail restart, these bits must be set High to reset the ACIA. After resetting, the clock divide ratio may be selected. These counter select bits provide for the following clock divide ratios:

CR1	CR0	Function
0	0	÷ 1
0	1	÷16
1	0	÷64
I	1	Master Reset

S6850 ASYNCHRONOUS COMMUNICATION INTERFACE ADAPTER (ACIA)

Word Select Bits (CR2, CR3, and CR4)-The Word Select bits are used to select word length, parity, and the number of stop bits. The encoding format is as follows:

CR4	CR3	CR2	Function
0	0	0	7 Bits + Even Parity + 2 Stop Bits
0	0	1	7 Bits + Odd Parity + 2 Stop Bit
0	1	0	7 Bits + Even Parity + 1 Stop Bit
0	1	1	7 Bits + Odd Parity + 1 Stop Bit
1	0	0	8 Bits + 2 Stop Bits
1	0	1	8 Bits + 1 Stop Bit
1	1	0	8 Bits + Even Parity + 1 Stop Bit
1	1	1	8 Bits + Odd Parity + 1 Stop Bit

Word length, Parity Select, and Stop Bit changes are not double-buffered and therefore become effective immediately.

Transmitter Control Bits (CR5 and CR6)-Two Transmitter Control bits provide for the control of the Transmitter Buffer Empty interrupt output, the Request-to-Send output and the transmission of a BREAK level (space). The following encoding format is used:

CR6	CR5	Function
0	0	RTS = low, Transmitting Interrupt Dis- abled
0	1	\overrightarrow{RTS} = low, Transmitting Interrupt Enabled
1	0	$\overline{\text{RTS}}$ = high, Transmitting Interrupt Disabled
1	1	$\overline{\text{RTS}}$ = low, Transmitting Interrupt Disabled and Transmits a BREAK level on the Trans-

Receiver Interrupt Enable Bit (RIE) (CR7)-Interrupts will be enabled by a high level in bit position 7 of the Control Register (CR7). Interrupts caused by the Receiver Data Register Full being high or by a low to high transition on the Data Carrier Detect signal line are enabled or disabled by the Receiver Interrupt Enable Bit.

mit Data Output.

TRANSMIT DATA REGISTER (TDR)--Data is written in the Transmit Data Register *during* the peripheral enable time (E) when the ACIA has been addressed and RS \cdot R/W is selected. Writing data into the register causes the Transmit Data Register Empty bit in the status register to go low. Data can then be transmitted. If the transmitter is idling and no character is being transmitted, then the transfer will take place within one bit time of the trailing edge of the Write command. If a character is being transmitted, the new data character will commence as soon as the previous character is complete. The transfer of data causes the Transmit Data Register Empty (TDRE) bit to indicate empty.

RECEIVE DATA REGISTER (RDR)-Data is automatically transferred to the empty Receive Data Register (RDR) from the receiver deserializer (a shift register) upon receiving a complete character. This event causes the Receiver Data Register Full bit (RDRF) (in the status buffer) to go high (full). Data may then be read through the bus by addressing the ACIA and selecting the Receiver Data Register with RS and R W high when the ACIA is enabled. The non-destructive read cycle causes the RDRF bit to be cleared to empty although the data is retained in the RDR. The status is maintained by RDRF as to whether or not the data is current. When the Receiver Data Register is full, the automatic transfer of data from the RDR contents remain valid with its current status stored in the Status Register.

OPERATIONAL DESCRIPTION

From the MPU Bus interface the ACIA appears as two addressable RAM memory locations. Internally, there are four registers; two read-only and two write-only registers. The read-only registers are status and receive data, and the write only registers are control and transmit data. The serial interface consists of serial transmit and receive lines and three modem/peripheral control lines.

During a power-on sequence, the ACIA is internally latched in a reset condition to prevent erroneous output transitions. This power-on reset latch can only be released by the master reset function via the control register; bits b0 and b1 are set "high" for a master reset. After master resetting the ACIA, the programmable control register can be set for a number of options such as variable clock divider ratios, variable word length, one or two stop bits, parity (even, odd, or none) and etc.

TRANSMITTER-A typical transmitting sequence consists of reading the ACIA status register either as a result of an interrupt or in the ACIA's turn in a polling sequence. A character may be written into the Transmitter Data Register if the status read operation has indicated that the Transmit Data

S6850 ASYNCHRONOUS COMMUNICATION INTERFACE ADAPTER (ACIA)

Register is empty. This character is transferred to a shift register where it is serialized and transmitted from the Tx Data output preceded by a start bit and followed by one or two stop bits. Internal parity (odd or even) can be optionally added to the character and will occur between the last data bit and the first stop bit. After the first character is written in the data register, the status register can be read again to check for a Transmit Data Register Empty condition and current peripheral status. If the register is empty, another character is in the process of being transmitted. This second character will be automatically transferred into the shift register when the first character transmission is completed. The above sequence continues until all the characters have been transmitted.

RECEIVER-Data is received from a peripheral by means of the Rx Data input. A divide by one clock ratio is provided for an externally synchronized clock (to its data) while the divide by 16 and 64 ratios are provided for internal synchronization.

Bit synchronization in the divide by 16 and 64 modes is obtained by the detection of the leading mark-to-space transition of the start bit. False start bit deletion capability insures that a full half bit of a start bit has been received before the internal clock is synchronized to the bit time. As a character is being received, parity (odd or even) will be checked and the error indication will be available in the status register along with framing error, overrun error, and receiver data register full. In a typical receiving sequence, the status register is read to determine if a character has been received from a peripheral. If the receiver data register is full, the character is placed on the 8-bit ACIA bus when a Read Data command is received from the MPU. The status register can be read again to determine if another character is available in the receiver data register. The receiver is also double buffered so that a character can be read from the data register as another character is being received in the shift register. The above sequence continues until all characters have been received.

6-62

PRINCIPLES OF OPERATION

Although the K-1012 PROM/IO board is large and has a lot of components, its design and operation are relatively simple. Looking at the block diagram the board is seen to consist of a bus buffer, address decoder, main PROM block, auxiliary PROM block, parallel I/O block, serial I/O block, on-board power supply, and PROM programmer.

The address and data busses are buffered by the bus buffer block. The address buffer is simple since it is unidirectional but the data buffer must be bidirectional. In particular the data out drivers must only be activiated during read cycles to valid K-1012 addresses.

The address decoder establishes the range of memory addresses assigned to the two PROM blocks and the I/O blocks. Each of these three address ranges has its own independent address decoder. Another function of the address decoder is to provide the VECTOR FETCH and DECODE ENABLE signals needed by the KIM-1 when external memory is added. These signals serve no function with the SYM-1 and AIM-65 processors.

The main and auxiliary PROM blocks combined hold 12 PROMS; 8 in the main block and 4 in the auxiliary block. These blocks are independently enabled by their corresponding address decoder. The auxiliary PROM block, since it is not completely filled, feeds an enable signal back to the bus buffers only when a PROM actually responds to an address. Any addresses within the auxiliary block range that do not actually activate a PROM will not activate the data out drivers. Discrete circuitry within the two PROM blocks applies power to a PROM only when it is addressed thus drastically reducing power consumption.

The two I/O blocks are enabled by the address decoder when one of the 16 I/O addresses is referenced. Although there are only 10 unique I/O addresses, 16 are occupied (4 give undefined results and 2 are duplicated). The parallel I/O chips are just tied to the application edge fingers. The serial I/O chip's TTL levels are converted to/from EIA levels by discrete circuitry. All of the interrupt request signals from the I/O chips may be wire-ored together (via jumpers) and connected to the IRQ bus line. The baud rate generator for the serial port is implemented with a programmable counter driven by the system clock which is assumed to be crystal controlled at 1mHz.

The on-board power supply converts the +8 and +16 volt unregulated inputs to +5 and +12 volts regulated for the logic and PROM's. A charge pump circuit driven at the system clock frequency provides -5 volts regulated for the PROM's and an unregulated voltage of about 35 volts for the PROM programmer. The 35 volts is stored on a capacitor which then supplies the surge currents necessary during programming.

The PROM programmer is driven by part of the parallel I/O block. Eight bits are used to interface to the 8 data lines thus allowing the PROM to be read as well as programmed. Four additional bits are used to control the address counter and initiate program pulses. Although software determines the timing of the programming sequence, a fail-safe circuit protects the PROM from software crashes.

Bus Buffers and Address Decoder

The majority of the bus interface circuitry is on page 2 of the detailed schematic drawings. Some of the 16 address lines are buffered by AND gates with the unused input tied high while those that must be available in true and complement form for the address decoder are run through two series inverters. All of these gates are low power Schottky to minimize bus loading whithout delaying the signals appreciably. U19, U21, and U22 are non-inverting tri-state buffers which are interconnected to form a bidirectional transceiver for the data bus. Because of U5-11, which is connected as an inverter, the transceiver is set to always receive bus data except when it is called upon to actually drive bus data. Again the LS version of these buffers is used to minimize bus loading and <u>noise</u>. The drive capability is fairly low which keeps switching noise down. The mass of logic at the upper right of the diagram is the address decoder. U9-8 and U9-6 are the auxiliary and main PROM block detects respectively. Since either block of addresses is 8K and must be on an 8K boundary, only A13 - A15 needs to be considered. Jumpers in the U15 and U12 area select the desired combination of true and complement A13 - A15 lines for the desired address block. If TMS-2716 PROMS are being used in the main array and it is desired to increase the block size to 16K, then the A13 jumper should be omitted and U9-3 should be jumpered to U9-5.

The block of 16 addresses used by the I/O circuitry is detected in two stages. The first stage is the detection of the I/O page address. It is assumed that the user desires to have I/O registers throughout the system (excluding those that are part of the processor board) all reside in the same memory page which is tucked away in a corner away from mainstream memory. U8 is used to detect this I/O page. The connections to A8 - A11 are fixed as E (hexadecimal) but jumpers select the connections to A12 - A15. Thus the I/O page may be set to XE where X is any hexadecimal digit. In KIM-1 systems X must be F if the VECTOR FETCH and DECODE ENABLE signals are to be used. In other systems X can be anything but the user must be careful to avoid interference with addresses on the processor board or other expansion boards or other portions of the K-1012 board. U7 implements the second stage of I/O address recognition. When enabled by U8 through inverter U5-3, it looks at A4 - A7 which can be jumpered in any combination of true and complement.

The DECODE ENABLE signal for the KIM-1 simply looks for A13 - A15 to be 000. When this combination is detected, the DECODE ENABLE line is driven low which then activates memory circuitry on-board the KIM-1. By convention VECTOR FETCH must be pulled low when one of the vector locations (FFFA-FFFF) is accessed by the processor. To simplify decoding circuitry, MTU boards broaden the range to include all addresses between FF00 to FFFF, i.e., page FF. Open-collector gate U2-3 in conjunction with the I/O page decoder detects page FF and pulls VECTOR FETCH down as required. For this to work properly, the I/O page must be set to FE. If the KIM-1 user desires the I/O page elsewhere, U2-3 must be disconnected from the bus and the system must have either another MTU board installed or the user must provide for the VECTOR FETCH function.

Further address decoding for the PROM's is accomplished on page 1 by decoders U1 and U3. Each decoder is activated by its respective PROM ARRAY ENABLE and looks at A10 - A12 to produce 8 mutually exclusive outputs which in turn enable particular PROM's. J6 and J7, which switches the decoder A input between A10 and A13, is used to convert between 2708 and TMS2716 PROM's. U4 is a jumper socket for the auxiliary PROM array. For every prom installed in this array, a jumper must be inserted to connect the PROM's chip enable to a decoder output.

Final address decoding for the two PIA chips and the ACIA chip is done with their multiple chip select inputs. The ACIA responds when A2 and A3 are both low thus it occupies the lowest 4 locations within the 16 I/O address block. PIA 1 responds when A2 is low and A3 is high and PIA 2 responds to the converse situation. Nothing responds when A2 and A3 are both high.

The function of U6 is to logical OR all of the enable signals generated by address decoding so that the data bus buffer is properly controlled. This OR function is then ANDed with read/write so that the bus buffer is turned around only during read cycles to an address on-board. Note that there is individual feedback from the auxiliary PROM block so that the bus is not driven when a non-existant auxiliary PROM is addressed.

PROM's

Connection to the PROM's is quite straightforward. Essentially they are chip selected by the address decoder and look at AO - A9 for final addressing. The power-down circuit is unique however. When chip select goes down on a PROM, the PNP transistor in series with its +12 lead is turned on by base drive through the series 1K resistor and 9.1V zener diode. The zener diode provides logic level shifting so that a 3 volt logic signal can drive the base at +12 potential. It is important when deselecting a PROM that chip select go high a couple of hundred NS before power is removed; if this is not done, the PROM will remain selected and drive its outputs for several milliseconds until internal nodes discharge. This delay is provided by the storage time of the PN/2N2907 transistors used. If a substitution is made, gold doped high speed switches must be avoided. The small amount of leakage that occurs with no resistor between base and emitter is of no consequence. The bleeder resistor shown between emitter and collector is not normally installed on the board. A resistor in the 1K to 3K range can be installed if the PROM's have unusually slow power-up characteristics or a short circuit will bypass power switching altogether. If the power down circuit is bypassed, only 8 PROM's can be used without overloading the power supply circuits.

Parallel I/O

The parallel I/O circuitry is a model of simplicity. The three chip select inputs on the 6520 (identical to the Motorola 6820) PIA chips are used as the final level of address decoding and A0 and A1 are used to select among the 4 internal addresses. For PIA 2, all 20 of the peripheral lines are routed straight to edge fingers. Only 18 from PIA 1 are wired directly but the other two (CB1 and CB2) may be jumpered to edge fingers if modem control signals on the serial port are not needed. The interrupt request outputs from the PIA chips may be individually jumpered onto the IRQ bus line. These jumpers are left out of factory assembled units to avoid possible confusion of inexperienced programmers.

Note that port A of PIA 2 is connected to the PROM programmer socket. However if no PROM is plugged in, there is no load on these lines. PBO through PB3 also go into the programmer circuitry. PB2 and PB3 are not loaded since they drive CMOS. PB1 is loaded by 1LS TTL load which is about 1/5 of its drive capability. PBO however is loaded such that 1-to-0 transitions after being in the 1 state for a long time are likely to be slow. In any case, when programming PROM's all external connections to these lines should be removed.

Serial I/O

Serial I/O capability is provided by a 6850 ACIA chip. It is addressed like the PIA chips but only AO is looked at since there are only two internal registers to select. The chip however provides and accepts TTL logic levels while standard serial interfaces accept and provide EIA logic levels which swing between -5 and +5 volts minimum. The transistor circuits using Q22 - Q24 translate such input levels to TTL for the PIA chip. These inputs will withstand up to +30 volts but will also accept TTL level inputs. The 10K pullups on the carrier detect and clear-to-send inputs insure normal operation of the ACIA when these modem control signals are not used.

U39, which is a dual op-amp, provides very inexpensive and low power conversion from TTL levels to EIA levels. Essentially the op-amps are wired as comparators with a 2.5 volt threshold. The slew rate limit of the internally compensated amplifiers also provides a controlled rise and fall time of about 25 uS.

The baud rate generator consists of programmable counter U37 and post divider U38. U37 divides the 1mHz system clock by either 9 or 13 according to a jumper setting. In operation the counter is preset to 7 for divide by 9 or 3 for divide by 13. It then counts up at a 1mHz rate until it reaches 15. The next clock pulse will preset it again through the terminal count output and U44-11. U38 is a simple ripple counter and jumpers tap off various frequencies for the ACIA.

Power Supply

The majority of the power supply is on page 2. Unregulated +8 and +16 volt inputs are regulated to +5 and +12 volts by VR3 and VR2 respectively. Each regulator has input capacitors to prevent oscillation and output capacitors to absorb large transient currents. The 1000 μ F input capacitor on the +16 volt line provides the additional filtering required when using our K-1000 series power supplies.

A charge pump circuit supplies negative and high positive voltages to the PROM's and PROM programmer. U2 and Q1 and Q2 provide a low impedance 12 volt square wave at the 1mHz system clock frequency. Pullup resistor R1 being returned to +16 volts insures adequate base drive to Q2 so that a full 12 volt swing is achieved even with heavy loads. D1, D2, C20, and C22 form a familiar half-wave voltage doubler circuit. The negative output voltage is achieved by returning D1's cathode to ground. C20 develops a charge of approximately -8 to -10 volts which then feeds VR1 to be regulated to -5 volts. C34 is a high frequency input bypass for VR1 which prevents oscillation.

On page 3 is another charge pump circuit configured as a parallel voltage quadrupler. Its operation is similar to the negative power supply except that "common" is returned to +12 volts and there are two complete doubler stages. In operation C28 accumulates a charge of +35 volts which is used by the PROM programmer.

PROM Programmer

The PROM programmer is in the upper right corner of page 3. It consists of programming socket U34, address counter U35 and high voltage program pulse circuitry. The 8 data lines of U34 are tied directly to one of the parallel ports. Since the port may be set up for either input or output, the PROM may be both written and read without moving it out of the programming socket.

Address counter U35 provides sequential addressing of the 1024 locations in the PROM. The counter may be incremented and reset through 2 I/O port bits. This single chip CMOS counter saves considerable circuitry and tends to enforce sequential programming of the PROM in "passes" as recommended by the manufacturer.

The chip select input to the PROM requires special attention. For a 2708, +5 volts deselects the chip and ground selects it for reading. Positive 12 volts readies it for programming. Since the programming socket never needs to be deselected, this pin is driven between +12 and ground by U44-3. For a 2716, this pin is the 11th address pin so it is jumpered to the address counter instead. The write enable pin is the +5 supply to the chip. When reading, +5 volts is supplied by emitter follower Q16 which is saturated by the 12 volt drive of U44-3 and R37. When programming, this pin is solidly grounded by Q15, another emitter follower.

By far the most critical input to the PROM is the program pulse. This pulse must be +26 volts in amplitude to close tolerances and must be able to sink current when in the zero voltage state. Furthermore, the rise and fall times must be controlled and a current limit circuit should be included to prevent the PROM from drawing too much current during programming. The 5 transistor circuit using $Q17 \div Q22$ has all of these properties. The Q17-Q18 combination is a current limited switch to the +35 volt power supply. A current limit threshold of about 20MA is reached when the voltage drop accross R34 reaches .6 volts. Q19 and Q20 form a similar current limited switch to ground. When Q21 is off, which is the normal situation, current through R33, R32, and R35 turns Q20 on to ground the program pin. There is insufficient voltage drop accross R33 in this situation to turn Q18 on. When Q21 is turned on for a program pulse, base current to Q20 is cut off and the three times greater current flow through R33 now turns Q18 on. C27 and the 20MA current limit provides a controlled voltage rise time of 1.2uS. The pulse amplitude is clamped at +26 volts by D15 and LED 1. Fall time is also controlled since Q20 is part of a current limited circuit. C29 and C30 limit how long Q21 can be continuously energized and therefore provide a fail-safe function.

TROUBLESHOOTING

Factory assembled K-1012 boards have been carefully checked out and burned-in prior to shipment. However because of the scores of jumper options available, some of which involve PC trace cutting, it is impossible to test 100% of the board functions. Also since the customer supplies the PROM's, we have no control over their quality. If at all possible the customer should test the board as received with no jumper changes to avoid confusion.

In the event of trouble first give the board a throrough visual inspection. Unclipped excess component leads may have bent over and shorted during shipment. A poor solder connection might have opened during shipping vibration. Check that all of the standard jumpers are in place and not shorting against each other. It goes without saying that all connections between the processor board and the K-1012 should be checked. In particular a heavy ground lead (braid, large PC foil area, or #18 hookup wire) should be used and the bus wire lengths should not exceed 4 inches.

Following this the first area to check is the power supply. The incoming power should read a minimum of +8 and +15 volts with a voltmeter. If an oscilloscope is available, the negative peak of the ripple waveform must not drop below +7 and +14 volts. Next check the output of the positive regulators. If the heatsink is blazing hot and one of the regulated voltages is low or zero, suspect a short, possibly through a user supplied PROM. Check the -5 volt output. If it is low or zero and the regulator is even warm, suspect a short, again most likely through a user supplied PROM. If it is zero and the regulator is cold, the trouble is in the charge pump circuit. If the the PROM programmer does not function, check the +35 volt programming supply. When not programming it should be at least +32 volts.

Addressing problems can be tracked down by noting which addresses the board does respond to. With most processors and monitors, a non-existant address will read back the <u>page number</u> of the non-existant address (this is due to the operation sequence of indirect addressing). If it responds to too many addresses (for example, I/O can be addressed at two different places), then either an address selection jumper is missing or a PC trace is open. This problem would most likely occur after the jumpers had been reconfigured by the user.

Problems in reliably reading PROM's will probably be the most common since we have no control over their quality. In particular 450NS factory prime PROMS should be used. PROM's are not characterized for power down operation and therefore manufacturers do not guarentee the amount of time required to achieve normal operation after power up. However we have tested Motorola (MC2708L, MC68708), Intel, National Semiconductor, Signetics, and Texas Instruments for power down operation and found them to be satisfactory. Expect to pay \$10 to \$15 for good 2708 PROM's. Remember, the \$7 bargain device might be someone else's reject because of slow power-up or out-of-spec access time.

Slow power-up is manifested by intermittant program operation, particularly when an infrequently used routine is in another PROM and the program crashes when using that routine. The condition can be checked by temporarily placing a shorting jumper in the bleed resistor position of the suspect PROM. If this cures the problem, then the PROM is probably slow to power up. Next try a 2.2K trickle resistor which will keep the PROM partially powered all the time and thereby reduce its power-up delay. If this fails too, try 1K. If still no luck, either leave the short in place or consider using a different PROM. If more than 4 shorting jumpers are used, there will be insufficient power to program PROMS unless the board is depopulated.

Programming PROM's should be done with the routine in the back of this manual. This program conforms exactly to the manufacturer's specifications and should program the PROM's thoroughly. Most programming problems are caused by incomplete erasure. PROM's being erased should be rotated once during erasure to overcome the effects of possible shadows from scratches or bits of label on the window.

If the customer cannot find the problem or is unable to repair it, return the board to the factory for repair, preferably with the customer's PROM's in place.







K-1012 PARTS LIST

PART DESCRIPTION	QUANTITY	DESIGNATORS
LOGIC 74LS00 LOGIC 74LS08 LOGIC 74LS08 LOGIC 74LS10 LOGIC 74LS30 LOGIC 74LS30 LOGIC 74LS367 LOGIC 74LS367 LOGIC 74LS367 LOGIC 74LS393 LOGIC 1458 LOGIC 6520 LOGIC 6520 LOGIC 6850 LOGIC CD4040 VOLT REG 340T5 VOLT REG 340T5 VOLT REG 342P12 CAP ELECT 16V 100UF CAP ELECT 25V 1000UF CAP ELECT 25V 1000UF CAP ELECT 35V 47UF CAP POLY 25V 1000UF CAP Z5U 12V .05UF CAP Z5U 12V .05UF CAP Z5U 12V .1UF HEAT SINK 1W T0-220 DIODE SIL SIGNAL 1N914 DIODE ZENER .4MW 9.1V DIODE ZENER .4MW 9.1V DIODE ZENER 1W 24.5V 2% DIODE LED RED TRANS PNP SIG 2N2907 TRANS NPN SIG 2N2222 TRANS NPN SIG 2N2222 TRANS NPN SIG 2N2222 TRANS NPN SIG 2N2222 TRANS NPN SIG 2N3646 RES 1/4W 5% 270 RES 1/4W 5% 270 RES 1/4W 5% 470 RES 1/4W 5% 10K RES 1/4W 5% 10K RES 1/4W 5% 10K RES 1/4W 5% 10K RES 1/4W 5% 27K SOCKET PC 16P SOCKET PC 16P SOCKET PC 16P SOCKET PC 16P SOCKET PC 40P SWITCH SPST PC TOGGLE OR SL PC BOARD K-1012 SCREW 4-40 3/8 SCREW 4-40 3/8 SCREW 4-40 1/2 NUT 4-40 WASHER, FIBRE 4-40	1 3 2 1 3 2 1 3 1 1 2 1 1 1 2 1 1 1 1 5 1 1 1 2 2 4 1 1 1 2 2 4 1 1 1 2 2 4 1 1 1 2 2 4 1 1 1 2 2 4 1 1 1 2 2 4 1 1 1 2 2 4 1 1 1 2 2 1 1 1 2 2 1 1 1 1	U5 U13,17,18 U14,16 U9 U2,44 U6,7,8 U1,3 U37 U19,20,21 U38 U39 U42,43 U40 U35 VR3 VR1 VR2 C20,21,23,24,25 C26 C28 C27 C1-19, C22, C34, C35 C29,30,31,32 C33 H1 D1,2,16-23 D3-14 D15 LED-1 Q1,3-15,17,18 Q2,16,19,20,21 Q22,23,24 R34,36 R53,54 R33 R5,7,9,11,13,16,19,21,23,25,27,30,55 R1 R37,40 R2,R3,14,17,28,31,32,39,41-52 R35 XU4,10,11,12,15,36,41 XU22-34,40 XU42,43 SW1 PCB1

TRICKLE RESISTORS ON PROMS IF NEEDED

R4,6,8,10,12,15,18,20,22,24,26,29

-

·









K12TS K-1012 SIMPLIFIED EXER EQUATES AND DATA STORAGE

•

.PAGE 'EQUATES AND DATA STORAGE' TEST AND EXERCISE PROBAM FOR THE K-1012 ROW'ID BOARD. THIS IS A SIMPLIFIED TEST THAT DGES NOT REQUIRE A LOOP-AROUND PLUG ON THE APPLICATION CONNECTOR TO PERFORM. TI TESTS THE THREE I) COLIPS FOR GASS FUNCTION. EACO THE 4 REGISTERS IN EACH 6520 PTA CHIP IS TESTED FOR ITS ABILITY TO STORE 1'S AND ZEROES AND FOA WUTULAL NON-INTERFERENCE ANDME THE DATA REGISTERS, DIECTION REGISTERS, AND CONTROL REGISTERS.	THE OVERALL TEST IS BROKEN DOWN INTO A NUMBER OF TESTS. IF AN ERROR IS DETECTED, THE TEST NUMBER MILL BE STORED INTO LOCATION DODO. AN ERROR CODE MILL BE STORED INTO LOCATION OOT FOR THOSE TESTS THAT HAVE MLITPLE ERROR CONDITIONS. LOCATION OOOZ WILL CONTAIN THE REGISTER ADDRESS THAT WAS BEING USED MHEN THE ERRON COCUMED. LOCATION OOO3 (LOW) AND OOO4 (HIGH) SHOULD BE SETT OTHE I/O BASE ADDRESS FOR THE BOARD. BEFORE RUNNING THE DIAGNOSTIC	TEST MUMBERS 0 TEST PASSED 1 MUTUL INTERFREMCE TEST, FAILURE INDICATES A PROBLEM WITH 1 MUTUL INTERFREMCE TEST, FAILURE INDICATES A PROBLEM WITH ADDRESSING THE INDICATES SUCH AS ANOTED ON FOR AL-A3. 2 REGISTER ONTA RETENTION TEST, FAILURE INDICATES A BAD I/O 1 MUTHERAGE IC (SEE THE REGISTER ADDRESS TO DETERMINE WHICH IS BAD) ON AM OPEN OR SHORTED DATA LINE. 15 RAD) ON AM OPEN OR SHORTED DATA LINE. 16 ADDRESSION SHEED TEST, FAILURE INDICATES FAILURE TO TRANSMIT OR INCORRECT TRANSMISSION SPEED (300 BAUD ASSUMED)	: FOR SPECIFIC ERROR CODES, SEE THE PROGRAM LISTING	REGISTER ADDRESSES0ACIA (6850)1ACIA (6850)1ACIA (6850)0ACIA (6850)0PIA 20PORT 80PIA 20PORT 80PIA 20PORT 80PIA 10PORT 80PIA 10PIA 10	<pre>kim system equates</pre>	KIMMON = X'IC22 ; ADDRESS OF SAVE MACHINE STATE ENTRY POINT	BASE PAGE DATA STORAGE	TSTMO: .BYTE 0 ; TEST IN ERROR, ZERO IS OK ERRNO: .BYTE 0 ; SPECIFIC FAILURE ERROR CODE
						1022	0000	0000 00 0001 00
111098765543 1110987655433	11 11 11 11 11 11 11 12 12 13 14 14 14 12 12 12 13 14 14 14 12 14 14 14 14 14 14 14 14 14 14 14 14 14	222222222222 2242222222222222222222222	1.00	20000000000000000000000000000000000000	47 48	1204		27 27

K12TS K-1012 SIMPLIFIED EXER EQUATES AND DATA STORAGE	XER	
K12TS K-1012 SIMPLIF EQUATES AND DATA STO	TED E	
K12TS K-1012 S EQUATES AND DA	IMPLIF	
k12TS K-1 Equates A	ND DA	
K12T EQUA	S K-1 TES A	
	K12T EQUA	

,

.

	REL	STH
	••••	
	0	X 'FE00
	.BYTE	.WORD
DATA STORAGE	REGAD:	I OBASE:
DATA	00	OOFE
es and	0002	0003
UATES	57	59 60 61

RELATIVE REGISTER ADDRESS ASSOCIATED WITH THE ERROR BASE ADDRESS OF 1/O SECTION, FEOD IS STANDARD ON KIM SYSTEMS

	LIFIE
	SIMP UAL I
	- 1012
20	TEST 1
70	ΩË

	TEST
EXER	RENCE
IFIED	NTERFERENCE
SIMPLIFIED EXER	=
K-1012	- MUTUAI
	TEST 1

	- PAGE 'TEST 1 - MUTUAL INTERFERENCE TEST' TEST 1 - MUTUAL INTERFERENCE TEST STORE A DIFFERENT FATTERN IN ACHO OF THE REGISTERS AND THEN ACX AND VERFEY THAT THE PATTERNS REMAINED. SOME OF THE PATTERNS MUST BE CAREFULLY CHOSEN TO AVOID UNUSUAL CONTROL FUNCTIONS.	START CODE AT 200 KILL DECTAML DONGE INLTTALIZE TABLE INDEX PICK UP REGISTER ADDRESS FICK UP REGISTER ADDRESS FICK UP REGISTER ADARA STONE SPECIFIED MATA INTO SPECIFIED ADDR INCKEMMT INDEX FICST FF ALL DONE LOOP IF NOT		INTERPORT REQUESTING UNDER LESS COMPARE MITH DATA THAT WAS MRITTEN JUND OUT F MADING INCREMENT INDEX FIEST F ALL DOME (NOT F HAT OCIA DECISTEDE COMMON DE DARY DATA	COOP IF NOT COOP IF NOT 800 TO NEXT TEST IF OK DISTINCTION BETWEEN DATA REGISTERS AND 5 DATA DIRECTION REGISTERS MILL BE TESTED 10 TEST 2 11 TEST 2	; LOG THE ERROR ; TEST 1 ; ERROR NUMBER 1 ; RETURN TO MONITOR	A ; ADDRESS FABLE X.28,X'02 ; DATA PATTERN TABLE X'38,X'08 ; DATA PATTERN TABLE
•	'TEST 1 - P - MUTUAL IN A DIFFERENT ND VERIFY TH NS MUST BE (ONS.	x'0200 #0 ADTAB1,X DATAB1,X (IOBASE),Y #10 TESTLA	#0 ADTAB1,X (IOBASE),Y #X'3F	DATAB1,X TESTLC #8	TEST1B TEST2	REGAD #1 TSTNO ERRNO ETEST	9,8,x'8,x'A 5,4,7 8,4,7 2,4,01,x'28,x'02 x'30,x'04,x'38,x'08 x'30,x'04,x'38,x'08
TEST	. PAGE TEST 1 STORE BACK A PATTER FUNCTI	CLD CLD LDX LDA LDA STA STA STA BNE	LDY LDA AND	C MP BNE C P X C P X	BNE JMP	STY LDA STA JMP	.87TE .87TE .87TE .87TE
		TESTI: TESTIA:	TESTIB:			TESTIC:	ADTAB1: DATAB1:
K-1012 SIMPLIFIED EXER - MUTUAL INTERFERENCE		0005 0200 DB 0201 A200 0203 BC3102 0206 BD3902 0206 BD3902 0208 E3 0206 E00A 020C E00A 020C E00A	0210 A200 0212 BC3102 0215 B103 0217 293F	0219 DD3902 021C D008 021E E8 021F E008	0221 D0EF 0223 4C4102	0226 8402 0228 A901 0228 8500 0226 8501 022E 4CF702	0231 09080B0A 0233 05040706 0233 05040706 0230 30043808 0230 30043808

	PAGE TEST 2 – DATA RETENTION TEST ¹ DATA RETENTION TEST DATA RETENTION TEST DATE SECHO FTHE 31 REGISTERS AND VERFIES THAT ALL 256 POSSIBLE BIT PATTENNS DAN BE STORED INTERRUPT EMABLE JUMPERS FOR THE PIA'S SHOULD NOT BE INSTALLED	<pre>\$ SELECT DIRECTION REGISTER IN PIA \$ SELECT DIRECTION REGISTER IN PIA \$ CVCLE THROUGH THE DATA PATTERNS IN THE DIRECTION REGISTER \$ DIRECTION REGISTER IN PIA \$ SELECT DATA REGISTER IN PIA \$ SELECT DATA REGISTER IN PIA</pre>	 CYCLE THE DATA REGISTER ERROR NUMBER 2 FOR DATA REGISTER JUMP OUT TE ERROR SETUP TO GO TO THE NEXT PIA REGISTER PAIR LODP UNTIL 4 REGISTER PAIRS TESTED GO TO NKTI TEST IF DONE 	; LOG THE ERROR, REGISTER ADDRESS : ERROR NUMBER ; TEST 2 ; RETURN TO MONITOR	CYCLE THROUGH REGISTER POINTED TO BY Y 256 TIMES STORE DATA PATTERN STORE DATA PATTERN AND TEST FOR VALIDITY JUPP OUT IF DIFFRENT TO NEXT PATTERN LODP IF NOT DONE AND RETURN SEC CARRY IF CYCLE WAS NOT SUCCESSFUL AND RETURN	
	'TEST 2 - DATA RETENTION TEST EACH OF THE 8 P SLE BIT PATTERNS RUPT ENABLE JUMP	44 #0 (IOBASE),Y CYCLE CYCLE #1 TEST28 #X'04 (IOBASE),Y		REGAD ERRNO TSTNO ETEST	Е),Ү	
	. PAGE DATA F TAKES POSSIE INTERF	LLDA STA JSR JSR SCS STA STA STA STA	JEY JSR JNY CPY CPY JMP	STY STA LDA STA JMP	LDX TXA STA STA NNOP NNOP INX BNE BNE CLC CCLC SEC SEC	
FIED EXER TION TEST		TEST2: TEST2A:		TEST28:	CYCLE: CYCLE1: CYCLE2:	
K12TS K-1012 SIMPLIFIED TEST 2 - DATA RETENTION	105 107 107	0241 0243 0245 0246 0248 0248 0248 0246 0246 0246 0246 0250 0252 0253	122 0255 88 123 0255 88 123 0256 207102 125 0258 8009 126 0259 009 126 0255 03 127 0255 03 127 0255 006 129 0251 006 129 0251 2006 120 0253 40302	131 132 133 133 133 134 134 135 135 135 135 135 135 135 135 135 135	138 0271 A200 139 0273 A1 140 0275 A1 141 0274 9103 144 0275 A1 143 0277 0105 144 0278 0103 144 0278 0105 146 0277 0005 146 0277 005 148 0277 1064 148 0277 1064 148 0277 1064 148 0277 1067 148 0277 1057 148 0277 1057 148 0277 1057 150 0282 60	
	8	A DOR		.0		

• • • • • •

æ	TFCT
EXER	SPFFD
	E.
ED	5
SIMPLIFIE	z
-	S
8	2
Ξ	Ě
	TRANSMISSION
E	4
2	F
K-1012	
Ĕ	1-
K12TS	TFST
¥	1

•

TEST 3	207 208 209 209 211 211 212 213	N 2215 2216 2216 2216 2216 2216 2216 2215 2216 2215 2216 2215 2216 2215 2216 2216		
	.PAGE 'TEST 3 TRANSMISSION SPEED TEST' ACIA TRANSMISSION SPEED TEST SINCE ALL OF THE ACIA REGISTERS ARE EITHER READ-ONLY ON WRITE- ONLY IT IS NOT POSSIBLE TO TEST REGISTER FUNCTION WITHOUT A LOOPPADONDO CABLE. THE TRANSMISSION SPEED CAN RE TESTED HOMEVER MHICH GIVES REASONABLE ASSURANCE THAT THE 6890 CHIP IS FUNCTIONING PROPERLY.		6 00 10 MEXT 1ES1 5 LOG ERROR, TEST 3 5 ERROK NUMBER 1 = NO TRANSMISSION OR TOO 5 SLOM 5 ACIA DATA REGISTER	; LOG ERROR, TEST 3 ; ERROR NUMBER 2 = TRANSMISSION IS TOO FAST ; ACIA DATA REGISTER
	ME 'TEST 3 TRA A TRANKISSION S A TRANKISSION S ACE ALL OF THE AC Y IT IS NOT POSS PAROUND CABLE. CH GIVES REASOND ICTIONING PROPERL	書書(書) 書書(書下書(書丁書)書丁書(書丁書)書丁書(名丁者)	P TES14 A #3 A TSTN0 A #1 A #1 A ERRN0 A REGAD A ETEST	A #3 A TSTNO A #2 A #2 A #1 A #1 A ELEST P ETEST
SPEED TEST	F T C C C C C C C C C C C C C C C C C C	TEST3: CDY STAR STAR STAR STAR STAR STAR STAR STAR	JMP TEST3A: LDA STA STA STA JMP	TEST3B: LDA STA LDA STA STA JMP
TEST 3 TRANSMISSION SPEED TEST	153 154 155 155 158 158			109 200 0203 A903 200 0205 A903 200 0205 8500 200 0208 8500 200 0208 4901 204 0208 4901 206 0208 4901 206 0208 4902 206 0209 4702

	 WAIT FOR NUMBER OF MILLI BY ACCUMULATOR WAIT 1 MILLISECOND RETRIEVE TOTAL COUNT DECREMENT IT DECREMENT IT DECREMENT IF SO FOR ANOTHER MILLISECO RETURN IF SO ZERO THE TEST AND ERRORS AN RETURN TO THE MONITOR
	#1000/7 #-1 TIM1 TIM1 #-1 TIM1NS #-0 KTM0N KTM0N
ST	L PHA CLDA CLCC CLCC CLCC CLCC CLCC CLCC CLC
FIED EXER N SPEED TE	TIMINS: TIMI: TEST4: ETEST:
K12TS K-1012 SIMPLIFIED EXER TEST 3 TRANSMISSION SPEED TEST	207 209 0252 48 209 0253 496 211 0255 18 211 0255 18 213 0255 18 213 0256 05F 214 0256 16 214 0256 16 214 0256 16 215 0255 05F 216 0256 05F 219 220 0251 4900 221 0275 3501 222 0257 45215 223 0277 42215 225 0000 221 0277 45215 225 0000 221 0278 1000 221 0278 1000 222 0759 000
TS K-	207 0252 208 0252 208 0252 210 0255 211 0255 211 0255 211 0256 212 0256 215 0256 215 0256 215 0256 216 0256 216 0256 217 0279 221 0275 221 0275 222 0257 223 0275 223 0275 222 0276 225 0000 275 225 0000 275 225 0000 275 225 0000 275 226 025 227 0276 227 0276 222 0277 222 00
K12 TES	

Ľ	 WAIT FOR NUMBER OF MILLISECONDS SPECIFIED BY ACCUMULATOR WAIT 1 MILLISECOND
	 RETRIEVE TOTAL COUNT DECREMENT IT
ş	 GO FOR ANOTHER WILLISECOND IF NOT RETURN IF SO
	 ZERO THE TEST AND ERROR NUMBERS TO TO INDICATE NO ERRORS AND

0 K12PP K-1012 PROM PROGRAMMER DOCUMENTATION

•

K12PP K-1012 PROM PROGRAMMER EQUATES AND DATA STORAGE

	.PAGE 'EQUATES AND DATA STORAGE'	. ⁼ 0 ;	OXCIDATA: BYTE 0 ; DATA THAT SHOULD BE THERE BADDAR: MORD 0 ; ADDRESS OF BAD BYTE SAL: BYTE 0 ; START ADDRESS LOM SAL: DATE 0 ; START ADDRESS LOM	0000	; I/O PORT EQUATES FOR STANDARD JUMPER SETTINGS ODFIAN = V:FENR · P1A > POPT A NATA ANN NTEGATION	11 it 11	PORT A = DATA REGISTER (READ/WRITE PROM) (SET TO INPUT EXCEPT WHEN PROGRAMMING)	PORT B = CONTROL PORT BIT 0 0 = IDLE 1 = +26 VOLT PROGRAM PULSE		BIT 2 0-TO-1 TEAMSAM (BAOUNT) BIT 2 0-TO-1 TEAMSTITON = INORENEWT ADDRESS COUNTER BIT 3 0 = MOTHING 1 = HOLD ADDRESS COUNTER AT ZENO BITS 4-7 UNUSED (LEFT UNTOUCHED)	: 1 MILLISECOND = 1000 MACHINE CYCLES (1.0MHZ CLOCK ASSUMED)	REGISTER Y = 0 THROUGHOUT THE PROGRAM REGISTER X USED IN TIMING
	, NO	BURN PROGRAM FOR M.T.U. K-1012 EPROM & I/O BOARD BY KEITH SPROUL 43 0000 00	WILL BURN: INTEL 2704 OR EQUIVALENT 44 0001 00 2708 OR EQUIVALENT 45 0002 0000 TI TMS2716 OR EQUIVALENT 47 0005 00 11 TMS2716 OR EQUIVALENT 47 0005 00	THE STARTING ADDRESS OF USER RAM HAS TO BE PUT 1100 SAL, SAH BEFORE RUMNING ALL PARTS EXCEPT VERIFY NEW PROM 51 0009 0000	TO BE ABLE TO PROGRAM 12704, ADDRESS LINE NINE (A9 PIN 22) 52 HAS TO BE CONMECTED TO GROUND. ALTHOUGH THE K-1012 BOARD 53 HAS NOT DESIGNED TO USE THE 12704, IT CAN BE MODIFIED 54 TO USE IT WITH OUT VERY MUCH DIFFICULT.	THIS PROGRAM IS WRITTEN TO PROGRAM THE 12708'S FOO WITH THE DIFFERENT VALUES WREDED FOR THE OTHER 59 FEDA PROM'S SUPPLED IN THE COMMENTS	(1/2 K) (1 K)		ADDRESSES OF THE I/O PURIS MAE FURDED WITH TWATTERT OF 0 IN THE CONNENTS SO THAT IT IS REALER TO CHANNE IF THE 67 BOARD IS MOVED FROM WHERE ME HAVE IT LOCATED.	TO HAVE THIS PROGRAM RETURN TO THE USER'S MONITOR OR 69 THE NUSED WITH SOMETHING OTHER THAN A KIM-1, CHANGE 71 THE ADDRESS AT RESET FROM X'12GH TO THE APPROPRIATE 72 ADDRESS.	AM PULSE DUTY CYCLE IS 50% BECAUSE OF IMITATIONS AND DUTY CYCLE LIMITATIONS OF THE	THE BOARD. THUS IT WILL REQUIRE 200 A 2708.
UCUMENIAL TUN				1110	15 16 17 17	18 20 21	22 23 24	25 26	28 29 30	34	36 37	38 39 40

		INCTMP ; INCREMENT REGISTERS	 	RESET ; RETURN TO THE MONITOR	ALM LINON #2:00 ; INIT DATA PORT TO INPUT INIPRI	INIREG ; RESET REGISTERS, POINTERS, & PORTB	LOAD ; READ A PROM LOCATION #X'FF ; TEST IF IN THE ERASED STATE	• • • •	#0 ; ZERO ALL ERROR ADDRESS IF OK BADADR	BADADK+1 ; SET ERROR DATA TO FF IF OK Anata	RESET ; RETURN TO THE MONITOR	BADATA : SET BAD DATA WITH PROM CONTENTS IF NOT DK #X'FF : SET OKDATA TO FF	URUARIA TIPPADR ; SET ERROR ADDRESS IF NOT OK AAADAR	D POLINI TIPP ADDR+1 B ATA DR+1	RESET ; RETURN TO THE MONITOR	EPROM CONTENTS INTO RAM	#X'OO ; INIT DATA PORT TO INPUT INIPRT ; INIT PORTS TWIDE : TATT DECISTEDS	7	INCTRP I LONGREWENT POINTERS READI LONG DUTIL DONE RESET RETURN TO THE MONITOR	
		JSR RCC	STA STA STA STA	2	LDA		USR CMP	JSR BCC		STA LDA STA	STA	STA	LDA	STA	dwp	READ EF	JSR	JSR STA	JMP JMP	
GRAMMER		OKAY:			, NEWPRM:		NWP RM1 :					OL DP RM:					READ:	READ1:		
KI2PP K-1012 PROM PROGRAMMER MAIN PROGRAM	0262 0264	137 0267 20E902 138 0264 90F0	139 0266 A900 140 0266 8502 141 0270 8503 143 0279 8503 143 0274 8501	144 02/6 40002 145	147 148 0279 A900 149 0278 203403	027E	0281		028D 028F		163 0297 164 0299 164 0299	165 166 029C 167 029E	108 UZAU 85UL 169 02A2 A509 170 02A4 9502	02A6 02A6 02A8	173 02AA 4C0C02	175	02AD 02AF	175 0285 205000 180 0285 205502 181 0288 9109	02BA 02BD 02BF	185
	M' ; START JUST ABOVE THE STACK		VERIFY NEW EPROM PROGRAM AND VERIFY VERIFY ONLY ERIAD PRON NIV JUMP TO SYSTEM MONITOR (KIM-1 START)		<pre>: INIT DATA PORT TO OUTPUT : INIT PORTS</pre>	· SET TO 200 TIMES THROUGH ALL INCATIONS		******** SET TO PGM (CS/WE) ORA #X'02 FOR TMS2716 ********	<pre>BURN THE DATA AT (TMPADR) INTO EPROM INCREMENT THE ADDRESS AND CHECK IF END</pre>	; DO ALL LOCATIONS ******** : :::and the for the form	D/ MC/	<pre>5 D0 200 TIMES WAIT FOR RECOVERY BEFORE TRYING TO VERIFY LOOPS WILL WAIT FOR ABOUT 300MS</pre>			DM MATCHES RAM	; INIT DATA PORT TO INPUT	INT THE REGISTERS, POINTERS, & PORTB GET DATA CURRENTLY IN EPROM	; CUMPARE WITH RAM	STORE BAD ADDRESS OF PROM	GET THE BAD EPROM DATA BACK STORE IT IN BAD DATA GET WHAT SHOULD BE IN EPROM
	'MAIN PROGRAM X'0200	TRANSFER VECTOR	NEWPRM PGMVFY VERIFY READ X°1C4F	PROGRAM A EPROM	#X'FF INIPRT	#200 CONNT	INIREG	PORTBD #X'FD PORTBD	(TMPADR),Y BURN INCTMP	L 00P2 PORTBD	PORTBD COUNT	L00P1 #X'FF #X'FF	L.00P4	L 00P3	THAT AN EPROM	#X:00	INIREG LOAD	(IMPAUK), Y OKAY	TMPADR Badadr TMPADR+1	B ADADR+1 L OA D B ADATA (TMP ADR),Y
	.PAGE	TRANSF	dwn dwn dwn dwn dwn dwn dwn dwn	PROGRAI	JSR	LDA	JSR	L DA AND STA	JSR JSR	BCC LDA	STA	BNE LDX LDY	BNE	BNE	VERIFY	LDA	S S S S	BEQ	L DA S TA L DA	STA JSR STA LDA
ROGRANNER		••	RESET:	••	PGMVFY:		L 00P1:		L 00P2 :			L 00P3 :	L 00P4:		••	V ER IFY:	V ERFY1:			
KI2PP K-I012 PROM PROGRAMMER MAIN PROGRAM	80 000B 81	82 83	84 0200 4C7902 85 0203 4C0F02 86 0206 4C4402 87 0209 4CAD02 88 020C 4C4F1C	88 90	92 020F A9FF 93 0211 203403 94 0214 08	95 0215 A9C8	0219	99 021C ADOAFE 100 021F 29FD 101 0221 8DOAFE	0226 0226 0229	022C 022E	0233	0238 D 023A A 023C A	023F 023F	115 U241 CA 116 0242 D0F8	118	120 0244 A900	0249 0246	0251 0251	0253 0255 0257	130 0259 8503 131 0258 20E502 132 025E 8500 133 0260 8109

.

	PROM PROGRAMMER
32	K12PP K-1012 SUBROUTINES

	.PAGE 'SUBROUTINES' BURN DATA AT (TMPADR) INTO EPROM AT (ADDRESS COUNTER)	<pre>******** STORE DATA AT PROM ******** WAIT IO MICROSECONDS AND</pre>	HOLD THE PULSE ON FOR SAM PULSE HOLD THE PULSE ON FOR 500 MICROSECONDS HOLD THE PULSE OF F TURN THE PROGRAM PULSE OF F HOLD TI OFF FOR 500 MICROSECONDS FOR A	5 50% DULY CYCLE ; RETURN	; WAIT FOR 500 MICROSECONDS	DATA AT PROM (ADDRESS COUNTER) INTO ACC	*******	INCREMENT AND TEST TWPADR, INCREMENT EPROM ADDRESS COUNTER	; INCREMENT LOW BYTE ; INCREMENT HIGH BYTE IF NECESSARY ; TEST IF THPADR IS GREATER THAN OR EQUAL ; TO EAL,EAH	<pre>JUMP IF NOT IF NOT IF DONE, RETURN WITH CARRY SET IF DONE, RETURN WITH CARRY SET RETURN WITH CARRY SLEAR IF NOT DONE</pre>	****** INCREMENT HARDWARE ADDRESS COUNTER SET INCREMENT PULSE HIGH ***********************************		; RESET ADDRESS COUNTER ; TRANSFER STARTING RAM ADDRESS TO TWPADR
	E 'SUBROUT DATA AT (TI	PORTAD PORTBD #X'01	P ORTBD DELAY PORTBD #X 'FE PORTBD DELAY		#100 DELAY1	DATA AT PR	P ORT AD	EMENT AND 7	T MP ADR I NC1 T MP ADR+1 T MP ADR E AL T MP ADR+1	EAH NOTFIN INCREG	PORTBD #X '04 PORTBD #X 'FB PORTBD	REGISTERS	RESADR Sal TMPADR
	. PAGI BURN	STA ORA NOP NOP	STA JSR AND JSR JSR	RTS	LDX DEX BNE RTS	LOAD	RTS	INCR	INC BNE CMP CMP LDA	SBC BCC JSR CLC CLC	L DA ORA STA AND STA RTS	TINI	JSR LDA STA
	••	BURN:			DELAY: DELAY1:	••	LOAD:	••	I NCTMP: I NC1:	NOTFIN:	I NCREG:		INIREG:
SUBROUTINES		02C2 .8D08FE 02C5 AD0AFE 02C8 0901 02C8 EA 02C8 EA 02C6 EA	0200 0200 0208 0208 0208 0208 0208 0208	02DE 60	02DF A264 02E1 CA 02E2 D0FD 02E4 60		02E5 AD08FE 02E8 60		02E9 E609 02EB D002 02ED E60A 02EF A509 02F1 C506 02F3 A50A	02F5 02F7 02F9 02F4 02FD 02FD 02FE	02FF AD0AFE 0302 0904 0304 8D0AFE 0307 29FB 0309 8D0AFE 0309 8D0AFE 0305 60		030D 202603 0310 A504 0312 8509
SUBROU	186	192 192 192 192	195 195 197 198 198	201	202 205 205 205 205 203	208	210	213	215 215 216 217 218 218 219 219 220	221 222 225 225 225 225 225 225 225 225	232 232 233 233 233 233 233 233 233 233	235	237 238 238 239

	ADD PROM SIZE TO STARFING ADDRESS TO GET ENDING ADDRESS+1 2704 = #2 TMS2716 = #8	IGHT INDIRECT ADDRE	******* Reset the Hardware Address counter to 0 *******	****		SAVE DIRECTION DATA FOR PORT A	SET UP PORT B FOR DIRECTION REGISTER ******* ACCESS ******* SET BITS 0 - 3 TO OUTPUTS	******* SET UP PORT B FOR DATA REGISTER ACCESS	******** SET IDLE STATE OF PROM CONTROL BITS	NO REST, NO INCREMENT, READ MODE, NO PROGRAM PULSE *******	SET UP PORT A FOR DIRECTION REGISTER	RESTORE DESIRED A DIRECTION DATA ******** SET UP DIRECTION DATA SET UP PORT A FOR DATA REGISTER ACCESS	RETURN	
	•••••	• ••		••	PORTS							•• •• •• ••	••	
	SAH TMPADR+1 SAL EAL SAH #4 EAH #4 #0		P OR TB D #X '08 P OR TB D #X 'F7	o ₩			#X'00 PORTBC PORTBD #V'0F	#X-104	PORTBD #X FO	#X '02 P ORTB D	#X'00 PORTAC	PORTAD #X'04 PORTAC		
	STA STA CLCC CLC CLC STA STA RTS RTS		L DA ORA STA AND	STA RTS	TINI	PHA	L DA L DA	STA		ORA	LDA	PLA STA STA	RTS	.END
PROM PROGRAMMER			RESADR:		••	INIPRT:								
		1 8507 3 A000		0 8D0AFE 13 60		14 48	85 A900 87 8D0BFE 8A AD0AFE	8F 8D0AFE 12 A904		HC 0902 HE 8DOAFE	51 A900 53 8D09FE	56 68 57 8D08FE 5A A904 5C 8D09FE	5F 60	JO L INES
K12PP K-1012 SUBROUTINES	240 0314 241 0316 242 0318 243 0319 244 0318 245 0310 246 0315	247 0321 248 0323 249 0325 249 0325		255 0330 256 0333 257	258	260 0334 261 0334		266 033F 267 0342	269 0347 270 034A	271 034C 272 273 274 034E	275 276 0351 277 0353	278 0356 279 0357 280 035A 281 035C	282 283 035F 284	285 0000 NO ERROR LINES